


EEL3701


Menu

- Mixed-Logic (aka Direct Polarity Indication)



University of Florida, EEL 3701 – File 05
© Drs. Schwartz & Arroyo

1




EEL3701

Activation Level

- The **activation level** of a signal is the voltage level at which the signal is considered to be **true**
- Voltage levels are high (H) & low (L); for our chips:
 - >H → +3.3V (or +5V or Vcc)
 - >L → 0V (ground)
- An **active-high** signal is defined as a signal that is true when it is at a high voltage (aka high true)
 - >The notation for an active-high signal X is X(H) or X.H
- An **active-low** signal is defined as a signal that is true when it is at a low voltage (aka low true)
 - >The notation for an active-low signal Y is Y(L) or Y.L

University of Florida, EEL 3701 – File 05
© Drs. Schwartz & Arroyo

2




EEL3701

Voltage Levels

- For other type chips the voltages may be
 - > For serial EIA-232: +12V/-12V
 - > Other common high voltage (with low = 0V)
 - 2.5V, 2.4V, 1.8V, 1.5V, 1.35V, 1.25V, 1.2V

University of Florida, EEL 3701 – File 05
© Drs. Schwartz & Arroyo

3



EEL3701


Level Shifters

- Level shifters change the activation level of a signal from high to low or from low to high

- **Logically**, a level shifter does **nothing** to the signal
 - > If a signal is T (F) at the input side it is all T (F) at the output
 - > (**Electrically**, level shifter **complements**, $H \leftrightarrow L$)


University of Florida, EEL 3701 – File 05
© Drs. Schwartz & Arroyo

4

 **EEL3701**


Bubbles and Gates

- Bubbles can be thought of as something that
 1. Changes a low to a high
 2. Changes a high to a low
- So for the level shifter (aka inverter, aka NOT gate) below, the triangle does nothing, but the bubble changes an $L \rightarrow H$ or an $H \rightarrow L$




University of Florida, EEL 3701 – File 05
© Drs. Schwartz & Arroyo

5

 **EEL3701**

Non-inverting Buffer

- On the previous page, I said that the triangle does nothing!
- The below gate is sometimes called a **buffer** or a **non-inverting buffer** (and sometimes a **line driver**)




Logically, $Y=X$

- In Quartus, it is called a **wire** and is used to give multiple names for the same signal

University of Florida, EEL 3701 – File 05
© Drs. Schwartz & Arroyo

6




EEL3701

A Little Boolean Algebra

Simple Boolean Algebra:

- Let $X = \neg A$
- If $Y = \neg X$, then $Y = \neg(\neg A) = A$
- In words:


“The complement of the complement of A is A.”



- When the bubbles are matched (i.e., there is no mismatch), **there is no complement!**

University of Florida, EEL 3701 – File 05
© Drs. Schwartz & Arroyo

7




EEL3701

Direct Polarity Indication (Mixed-Logic)

- External logic states -vs- internal logic states
 - > **Logically**, a bubble has no effect (i.e., it only effects the activation level)
 - > Externally, you must specify signal activation levels, e.g., A(L) or A.L, B(H) or B.H
 - > Internally
 - Match output activation-levels to input activation-level of gates (specified by bubbles)
 - Then forget about activation levels!


University of Florida, EEL 3701 – File 05
© Drs. Schwartz & Arroyo

8

 **EEL3701**


Mixed-Logic

- At the input and output of a gate, **bubble** → **active-low** and **non-bubble** → **active-high**
- **Match** bubble to bubble or non-bubble to non-bubble, then variable unchanged (i.e., no complement)
- **Mismatch** in bubble/non-bubble means **complement**, i.e., $A(L) = \neg A(H)$, $B(H) = \neg B(L)$





University of Florida, EEL 3701 – File 05
© Drs. Schwartz & Arroyo

9

 **EEL3701**

Mixed-Logic


- The **voltage** on a wire does **not** change (due to a bubble on an end), but the **logical** interpretation changes according to the equations: $A(L) = \neg A(H)$ and $B(H) = \neg B(L)$

- Now we don't draw the vertical lines, but keep it in our heads that **mismatch** ⇒ **not**

University of Florida, EEL 3701 – File 05
© Drs. Schwartz & Arroyo

10


 **EEL3701**

Mixed-Logic

We'll find out later that these are applications of *DeMorgan's Law*


Often called a **NOT** gate

Level Shifter, 74'04




Often called an **AND** gate

AND, 74'08, OR Quartus and I call this a **BNOR** gate




Often called a **NAND** gate (I would call it an **ANDN**)

AND, 74'00, OR Quartus and I call this a **BOR** gate



University of Florida, EEL 3701 – File 05
© Drs. Schwartz & Arroyo

12


 **EEL3701**

Mixed-Logic

We'll find out later that these are applications of *DeMorgan's Law*


Often called an **OR** gate

OR, 74'32, AND



Often called a **NOR** gate


OR, 74'02, AND Quartus and I call this a **BNAND** gate



Quartus and I call this a **BAND** gate

University of Florida, EEL 3701 – File 05
© Drs. Schwartz & Arroyo


13



EEL3701


Mixed-Logic

- **Logically**, bubbles have **no** effect
 > Ex: An OR gate is an OR gate is an OR gate



Logically


==



- **(Electrically)**, bubbles **have** an effect

University of Florida, EEL 3701 – File 05
© Drs. Schwartz & Arroyo

14



EEL3701

Mixed-Logic Example 1

(AND, OR, NOT)

Ex: $X = A * B + /C$ (Only use 74'08, 74'32, 74'04)


Active-high: B, C Active-low: A, X

Procedure:

- Draw I/O with activation levels
- Draw gates near I/O to match equation (1 for 1 with ANDs and ORs, no NOTs)
- Fill in input and output bubbles and level shifters
- Fill in internal bubbles (and level shifters, if needed) and deal with complements

University of Florida, EEL 3701 – File 05
© Drs. Schwartz & Arroyo


15



EEL3701 Mixed-Logic Example 1


Ex: $X=A*B + /C$ (Only use 74'08, 74'32, 74'04)
Active-high: B, C Active-low: A, X

- Draw I/O with activation levels
- Draw gates near I/O to match equation



University of Florida, EEL 3701 – File 05
© Drs. Schwartz & Arroyo


16



EEL3701 Mixed-Logic Example 1

Ex: $X=A*B + /C$ (Only use 74'08, 74'32, 74'04)
Active-high: B, C Active-low: A, X

- Fill in input and output bubbles and level shifters



University of Florida, EEL 3701 – File 05
© Drs. Schwartz & Arroyo

17

EEL3701
Mixed-Logic Example 1
 Ex: $X=A*B + /C$ (Only use 74'08, 74'32, 74'04)
 Active-high: B, C Active-low: A, X

- Fill in internal bubbles (& level shifters, if needed) & deal with complements

DONE!

A better solution exists using different gates; try to find it.

University of Florida, EEL 3701 – File 05
 © Drs. Schwartz & Arroyo

18

EEL3701
Mixed-Logic Example 2
 Ex: $X=A*B + /C$ (Only use 74'00)
 Active-high: B, C Active-low: A, X

- Draw I/O with activation levels
- Draw gates near I/O to match equation

74'00
 "NAND"

aka
 "BOR"

University of Florida, EEL 3701 – File 05
 © Drs. Schwartz & Arroyo

19

EEL3701
Mixed-Logic Example 2
 Ex: $X=A*B + /C$ (Only use 74'00)
 Active-high: B, C Active-low: A, X

- Fill in input and output bubbles and level shifters

I normally would **not** put this level-shifter here in anticipation of the next step

University of Florida, EEL 3701 – File 05
 © Drs. Schwartz & Arroyo

20


EEL3701
Mixed-Logic Example 2
 Ex: $X=A*B + /C$ (Only use 74'00)
 Active-high: B, C Active-low: A, X

- Fill in internal bubbles (& level shifters, if needed) and deal with complements.

But I said **only** use NAND gates. We used two level shifters.

University of Florida, EEL 3701 – File 05
 © Drs. Schwartz & Arroyo


21



EEL3701

Level Shifter Equivalents using a NAND gate

- Can replace a level shifter in the example with any of the two NAND gate circuits shown
- The left column converts signals from active-high to active-low
- The right column converts from active-low to active-high.




Demo with LogicWorks

You can do the same things with NORs. **Do it at home!**

University of Florida, EEL 3701 – File 05
© Drs. Schwartz & Arroyo

22



EEL3701

Mixed-Logic Example 2

Ex: $X = A * B + /C$ (**Only use 74'00**)


Active-high: B, C Active-low: A, X

- Replace inverters with appropriate available gates


A (L)

B (H)

C (H)



DONE!



University of Florida, EEL 3701 – File 05
© Drs. Schwartz & Arroyo

23

EEL3701
Mixed-Logic Example 3

Ex: $X=A*B + /C$ (Use **anything real!**)
 Active-high: B, C Active-low: A, X

Real gates: all inputs have same activation levels

- Draw I/O with activation levels
- Draw gates near I/O to match equation

University of Florida, EEL 3701 – File 05
 © Drs. Schwartz & Arroyo

24

EEL3701
Mixed-Logic Example 3

Ex: $X=A*B + /C$ (Use **anything real!**)
 Active-high: B, C Active-low: A, X

- Fill in input and output bubbles and level shifters

University of Florida, EEL 3701 – File 05
 © Drs. Schwartz & Arroyo

25

EEL3701
Mixed-Logic Example 3

Ex: $X=A*B + /C$ (Use **anything real!**)
 Active-high: B, C Active-low: A, X

- Fill in internal bubbles (& level shifters, if needed) and deal with complements

University of Florida, EEL 3701 – File 05
 © Drs. Schwartz & Arroyo

26


EEL3701
Mixed-Logic Example 4

Ex: $X=A*B + /C$ (Use **anything real!**)
 Choose **ANY** activation levels that minimizes the number of gates

Solve this Live!

University of Florida, EEL 3701 – File 05
 © Drs. Schwartz & Arroyo

27



EEL3701


Mixed-Logic Example for You

Do these for yourself at home:

- > For each example, use whatever activation levels will result in the minimum number of gates.
- Ex: $X=A*B + /C$ (Only use 74'08, 74'32, 74'04)
- Ex: $X=A*B + /C$ (Only use 74'00)
- Ex: $X=A*B + /C$ (Use **anything real!**)

University of Florida, EEL 3701 – File 05
© Drs. Schwartz & Arroyo

28



EEL3701

Mixed-Logic Example 4

Ex: $F=(A*B + C*/D*/E)*/(A*/C + B) + A*/B$
 Active-high: B, C Active-low: A, D, E, F

Use any gates desired

Procedure:

- Draw gates (with signals near inputs and outputs)
- Fill in input and output bubbles and level shifters
- Fill in internal bubbles (and level shifters, if needed) and deal with complements

University of Florida, EEL 3701 – File 05
© Drs. Schwartz & Arroyo

29

EEL3701
Mixed-Logic Example 4

Ex: $F=(A*B + C*/D*/E)*/(A*/C + B) + A*/B$ Active high: B, C Active Low: A, D, E, F

- Draw I/O with activation levels; Draw gates near I/O to match equation
- Fill in input and output bubbles and level shifters
- **Not quite ...**

University of Florida, EEL 3701 – File 05
 © Drs. Schwartz & Arroyo

30


EEL3701
Mixed-Logic Example 4

Ex: $F=(A*B + C*/D*/E)*/(A*/C + B) + A*/B$ Active high: B, C Active Low: A, D, E, F

- Fill in internal bubbles (and level shifters, if needed) and deal with complements

University of Florida, EEL 3701 – File 05
 © Drs. Schwartz & Arroyo

31




EEL3701

More Time?

- If time, demonstrate more
 - >Mixed-logic examples

University of Florida, EEL 3701 – File 05
© Drs. Schwartz & Arroyo

32



EEL3701

P-Logic

Examples

A — [] — 4 — Z_i

B — [] — 4 — Z_i

- Using Positive Logic

A(H) — [] — 4 — Z₁(H)

B(H) — [] — 4 — Z₁(H)

A	B	Z ₁	Z ₂	Z ₃	Z ₄
L	L	L	L	H	H
L	H	L	H	H	L
H	L	L	H	H	L
H	H	H	H	L	L


A	B	Z ₁	Z ₂	Z ₃	Z ₄
L=0	L=0	L=0	L=0	H=1	H=1
L=0	H=1	L=0	H=1	H=1	L=0
H=1	L=0	L=0	H=1	H=1	L=0
H=1	H=1	H=1	H=1	L=0	L=0

Z₁ = AND $\frac{A(H)}{B(H)}$ — [] — Z₁(H) Z₂ = OR $\frac{A(H)}{B(H)}$ — [] — Z₂(H)

Z₃ = NAND $\frac{A(H)}{B(H)}$ — [] — Z₃(H) Z₄ = NOR $\frac{A(H)}{B(H)}$ — [] — Z₄(H)

University of Florida, EEL 3701 – File 04
© Drs. Schwartz & Arroyo


33



EEL3701


N-Logic

• Using N-Logic - *Output Only*




A	B	Z ₁	Z ₂	Z ₃	Z ₄
L=0	L=0	L=1	L=1	H=0	H=0
L=0	H=1	L=1	H=0	H=0	L=1
H=1	L=0	L=1	H=0	H=0	L=1
H=1	H=1	H=0	H=0	L=1	L=1


Z₁ = AND




Z₂ = OR



Z₃ = NAND




Z₄ = NOR



University of Florida, EEL 3701 – File 04 © Drs. Schwartz & Arroyo


34



EEL3701


N-Logic

• Using N-Logic - *Input Only*




A	B	Z ₁	Z ₂	Z ₃	Z ₄
L=1	L=1	L=0	L=0	H=1	H=1
L=1	H=0	L=0	H=1	H=1	L=0
H=0	L=1	L=0	H=1	H=1	L=0
H=0	H=0	H=1	H=1	L=0	L=0


Z₁ = AND




Z₂ = OR



Z₃ = NAND




Z₄ = NOR



University of Florida, EEL 3701 – File 04 © Drs. Schwartz & Arroyo

35




EEL3701

N-Logic

- Using N-Logic - Input & Output

A(L) —


B(L) —



4 $Z_i(L)$


A	B	Z ₁	Z ₂	Z ₃	Z ₄
L=1	L=1	L=1	L=1	H=0	H=0
L=1	H=0	L=1	H=0	H=0	L=1
H=0	L=1	L=1	H=0	H=0	L=1
H=0	H=0	H=0	H=0	L=1	L=1

Z₁ = AND




A(L) — B(L) — Z₁(L)

Z₂ = OR




A(L) — B(L) — Z₂(L)

Z₃ = NAND



A(L) — B(L) — Z₃(L)


Z₄ = NOR



A(L) — B(L) — Z₄(L)

University of Florida, EEL 3701 – File 04 © Drs. Schwartz & Arroyo

36




EEL3701

P- and N-Logic

- Using Positive Logic

A(H) —

B(H) —



4 $Z_i(H)$


A	B	Z ₁
L=0	L=0	L=0
L=0	H=1	L=0
H=1	L=0	L=0
H=1	H=1	H=1

$Z_1 = A * B$

- Using N-Logic - Output Only

A(H) —

B(H) —



4 $Z_i(L)$

A	B	Z ₁
L=0	L=0	L=1
L=0	H=1	L=1
H=1	L=0	L=1
H=1	H=1	H=0


$Z_1 = /(A * B)$

• **Question:** Did we change the hardware?

• **Or** can the same hardware perform the different functions?

University of Florida, EEL 3701 – File 04 © Drs. Schwartz & Arroyo

37




EEL3701

P-Logic and Gates

TTL GATES

- What is the **positive-logic** of function of the 74'00?
Answer : _____
- Create the voltage table:

A	B	F	/F
L	L	H	L
L	H	H	L
H	L	H	L
H	H	L	H




F = Not AND = NAND = /G
/F = AND = G

Data manuals always give the positive-logic name for a chip





University of Florida, EEL 3701 – File 04
© Drs. Schwartz & Arroyo
38

38



EEL3701

P-Logic and Gates

- **Discovery:** It seems the manufacturers use positive logic.
- **Question:** What is a 74'02 ? 
- 74'08 ?  AND
- 74'32 ?  OR
- 74'10 ?  NAND (3-input)

A	B	Z ₁	Z ₂
L	L	L	H
L	H	L	H
H	L	L	H
H	H	H	L

What do Z₁ and Z₂ represent when A & B are active-high?

1. Let Z₁ be Z₁(H) and let Z₂ be Z₂(H)
Case 1: Z₁=_____ Z₂=_____

2. Let Z₁ be Z₁(L) and let Z₂ be Z₂(L)
Case 2: Z₁=_____ Z₂=_____

- How many functions can a 2-input device implement? 16

University of Florida, EEL 3701 – File 04
© Drs. Schwartz & Arroyo
39

39

EEL3701 All Mixed-Logic Interpretations of a Single AND Gate

All the 74'08 options using mixed-logic and activation levels

University of Florida, EEL 3701 – File 04
© Drs. Schwartz & Arroyo

40


EEL3701 Alternate Representations of Gates (DeMorgan's Law/Mixed Logic)

Alternative Representation of Logic Gates

WIRE		
74'00		
74'02		
74'10		
74'08		

University of Florida, EEL 3701 – File 04
© Drs. Schwartz & Arroyo

41



42